




Project : MT6785 LPDDR4X
REF_SCH TOP LEVEL





Schematic design notice of "12_BB_1" page:

Note 12-1: The de-coupling cap. for REFP (AK16 ball) have to be placed as close to BB as possible.

Note 12-2: PWRAP_SPI0_CSN and AUD_DAT_MOSI0 are JTAG feature in bootstrap.


PWRAP_SPI0_CSN	AUD_DAT_MOSI0	AP_JTAG	IO_JTAG
HI	LO	N/A	N/A
HI	HI (by external PU)	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT3	N/A
LO (by external PD)	LO	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT3	TDM_LRCK/TDM_BCK/TDM_MCLK/ TDM_DATA0/TDM_DATA1
LO (by external PD)	HI (by external PU)	MSDC1_CLK/CMD/ DAT0/DAT1/DAT2	N/A

Note 12-3: AUD_NLE_MOSI1 is USB JTAG feature in bootstrap.

AUD_NLE_MOSI1	USB JTAG
LO	USB 2.0
HI (by external PU)	DP/DM output JTAG

Note 12-4: AUD_NLE_MOSI0 is storage booting feature in bootstrap.

AUD_NLE_MOSI0	Storage Booting
LO	UFS only
HI (by external PU)	eMMC only




Schematic design notice of "14_BB_3_Interface" page:

Note 14-1: R4001 please select 60.4 ohm (1%) resistor

Note 14-2: Make sure TX/RX connection (T to in, R to out and P to t, N to c)

Note 14-3: UFS IP use 26MHz clock from PMIC XO_SOC (shared with ABB IF) and UFS device from PMIC XO_EXT.
All of their layout must be shielded by GND.



2. Although small size and high efficiency are major concerns, the inductor should have low core losses and low DCR (copper wire resistance). Efficiency data in MT6359 datasheet is based on 30mΩ DCR.

BUCK	Inductance (uH)	I _{DC} MAX (A)	I _{TEMP} MAX (A)
VS1	1.0	2.6	2.0
VS2	1.0	2.6	2.0
VPA	1.0	4.0	3.4
VMODEM	0.47	4.8	4.2
VPROC1	0.24	6.3	5.0
VPROC2	0.24	6.1	4.8
VCORE	0.47	5.5	4.8
VGPU11	0.24	6.3	5.0
VGPU12	0.24	6.3	5.0
VPU (VSRAM_GPU)	0.47	1.3	0.6

Note: I_{DC} Depends on inductance saturation. (-30% reduction from initial L value)

U801B
MT6359

MT6359

LDO IN

LDO

ALDO

DLDO

SLDO1

SLDO2

VREF

DIG Power



Close to PMIC


Note: For MT6631 need to configure the VCN33_2_PMU to 2.8V by PMIC SW.

L1 LDO Input Cap close to chip

<Core Design>

Title		09_POWER_MT6359-LDO	
Size		MTK Confidential	
Date		Monday, December 14, 2020	Sheet 8 of 55








For better surge protection

For P-N pair: differential pair & GND shielding!

-AU_HPL and AU_HPR should be routed as single end signal and be guarded by GND, up and down, left and right respectively




-The suggested layout pattern of AU_HPL/ AU_HPR/ AU_REFN is " GND AU_HPL AU_REFN AU_HPR GND"




参考设计 64.9R

NOTICE


Please follow MMD.






Thermistor to sense RF PA temperature

1. RT1301 must close to LTE Band 7 PA or the hottest PA <2mm.
2. The distance is the shortest distance from package edge to edge.




Thermistor to sense main cam temperature

1. RT1303 must close to main cam .
2. The distance is the shortest distance from package edge to edge.



Thermistor to sense AP temperature

1. RT1302 must keep a distance about 6~8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.




Schematic design notice of "44_Memory_UFS_LPDDR4X" page.



Note 44-1: Please refer to power supply related page select LDO7_VOUT / BUCK2_LX output voltage properly for LPDDR4X

Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ.


Note 44-3: Please refer to uMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of UFS.

Note 44-4: VDD2 VDDQ decoupling cap. closed to DRAM ball.
For other cap for PMIC (>10uF, at PMIC page),
please also refer to MMD and layout guide for placement.









U1601D
MT6360




Close to PMIC




LDO1	VFP,	150mA
LDO2	VTP,	200mA
LDO3	VMC,	200mA
LDO5	VMCH,	800mA
LDO6	VMDDR,	300mA
LDO7	VDRAM2,	600mA




Earphone Audio




Sub MIC




HAPTIC




PA FOR SPK




PA FOR REC



Depth Camera 2M




MIPI SW1




Ultra
Front


FLASH LED



Micro Camera 5M




WIDE Camera 8M




POWER LDO


I2C Address 0X40



Main Camera 64M




Front Camera 13M/16M




	AVDD	DVDD	IOVDD	APVDD	DC	MDLX	PEN	RESET
F_CAM	CAM_AVDD1_2M	VCAM_DVDD1_1V0	VCAM_IO_PBU		4	MDLX2		CAMD_RST_N
B_CAM	VCAM_AVDD1_5M	VCAM_DVDD1_1V0	VCAM_IO_PBU		2	MDLX0		CAMD_RST_N
M_CAM	CAM_AVDD1_5M	VCAM_DVDD1_1V0	VCAM_IO_PBU		2	MDLX1		CAMD_RST_N
L_CAM	CAM_AVDD1_5M	VCAM_DVDD1_1V0	VCAM_IO_PBU		4	MDLX0		CAMD_RST_N
W_CAM	CAM_AVDD1_5M	VCAM_DVDD1_1V0	VCAM_IO_PBU		6	MDLX0		CAMD_RST_N


OVP





SD CARD




SIM1 PCB靠板边 SIM1




SIM2 PCB靠板内 SIM2




File	<File>
Doc	Document Number
Doc	Doc
Date	Mind, November 14, 2000
Model	30
Ref	35



主副板连接器 1P1N位置还需要确定



40_SAR_Sensor






D

C


B

A




Pin	41_RF_MT6186M_Pin_Out
Doc	Document Number
Rev	Rev
Model	Model
Version	Version
Sheet	41 of 36


42_DPDT_Connector




ANT_B32





TXM_RF5228A



QM56030











B40 PRX LNA



Note:
Reserve one tuning cap. For PMIC VPA total cap requirement,
the total cap at RF side should be in 6.2uF +/-10%.

Rev	1.0
Author	XXX
Check	XXX
Date	2023-10-27




WIFI_2.4G

GPS

MT6631NA


Note: For MT6631 need to configure the VCN33_2_PMU to 2.8V by PMIC SW SW403




- Note 51-1: For R3712 size, please select 0402 size or larger one
- Note 51-2: Please refer to MT6765 Baseband design notice for VCN33 LDO selection guide
- Note 51-3: If WiFi 5G not support, connect pin 34(WF_RF_5G) to GND
- Note 51-4: Pin 36 (AVDD28_FM) must be connected to VCN28 even if FM not support


File	49_CONNECTIVITY_CONSYS_MT6631
Docu	Document Number
Rev	Rev
Date	2023-11-14
Issue	65
Rev	55

50_ANT_NFC



51_ANT_DIV





53_ANT_TOP_GND

